Hardware System Architecture for Quantum Information Processor in Quantum Communication Networks

Administered By

Awarded By

Contributors

Start/End

  • June 1, 2005 - May 31, 2007