A novel test method for metallic CNTs in CNFET-Based SRAMs

Published

Journal Article

© 1982-2012 IEEE. Static random access memories (SRAMs) built on carbon nanotube field effect transistors (CNFETs) are promising alternatives to conventional CMOS-based SRAMs, due to their advantages in terms of power consumption and noise immunity. However, the nonideal carbon nanotube (CNT) fabrication process generates metallic-CNTs (m-CNTs) along with semiconductor-CNTs, leading to correlated faulty cells along the growth direction of the m-CNTs. In this paper, we propose a novel low-cost test solution to detect such faults. Instead of using conventional March test to test each and every SRAM cell, we selectively test certain SRAM cells and judiciously skip testing other SRAM cells between the selected cells. To ensure high fault coverage, we propose three jump test algorithms for different CNFET-SRAM layouts. Moreover, we model m-CNT-induced SRAM faults and characterize their distribution in the SRAM array. Experimental results show that the proposed solutions are able to achieve high fault coverage with low test cost.

Full Text

Duke Authors

Cited Authors

  • Li, T; Xie, F; Liang, X; Xu, Q; Chakrabarty, K; Jing, N; Jiang, L

Published Date

  • July 1, 2016

Published In

Volume / Issue

  • 35 / 7

Start / End Page

  • 1192 - 1205

International Standard Serial Number (ISSN)

  • 0278-0070

Digital Object Identifier (DOI)

  • 10.1109/TCAD.2015.2512909

Citation Source

  • Scopus