Energy-efficient and reliable 3D network-on-chip (NoC): Architectures and optimization algorithms

Published

Conference Paper

© 2016 ACM. The Network-on-Chip (NoC) paradigm has emerged as an enabler for integrating a large number of embedded cores in a single die. Three-dimensional (3D) integration, a breakthrough technology to achieve "More Moore and More Than Moore," provides numerous benefits e.g., better performance, lower power consumption, and higher bandwidth, by utilizing vertical interconnects and 3D stacking. Energy-efficient and high-bandwidth vertical interconnects enable the design of an energy efficient 3D NoC for massive manycore platforms. Existing 3D NoCs are deficient for meeting ever-increasing performance requirements of manycore processors since they are simple extension of regular 2D architectures and they do not fully exploit the advantages provided by 3D integration. Moreover, the anticipated performance gain of a 3D NoC-enabled manycore chip will be compromised due to the potential failures of through-siliconvias (TSVs) that are predominantly used as vertical interconnects in a 3D IC. In this paper, we present the various challenges and possible solutions for designing energy-efficient and reliable manycore chips enabled by the 3D integration.

Full Text

Duke Authors

Cited Authors

  • Das, S; Doppa, JR; Pande, PP; Chakrabarty, K

Published Date

  • November 7, 2016

Published In

Volume / Issue

  • 07-10-November-2016 /

International Standard Serial Number (ISSN)

  • 1092-3152

International Standard Book Number 13 (ISBN-13)

  • 9781450344661

Digital Object Identifier (DOI)

  • 10.1145/2966986.2980096

Citation Source

  • Scopus