Optimization of quantum computer architecture using a resource-performance simulator

Conference Paper

The hardware technology characterized by the device parameters (DPs) often drives the architectural optimization in a novel computer design such as the quantum computer. We highlight the role of DPs by quantifying the performance of a fully error-corrected 1024-bit quantum carry look-ahead adder on a modular, reconfigurable architecture based on trapped ions. We develop a simulation tool that estimates the performance and resource requirements for running a quantum circuit on various quantum architectures as a function of the underlying DPs. Using this tool, we found that (1) the latency of the adder circuit execution due to slow entanglement generation process for qubit communication can be adequately eliminated with a small increase in entangling qubits, and (2) the failure probability of the circuit is ultimately determined by the qubit coherence time, which needs to be improved in order to reliably execute the adders comprising core of the Shor's algorithm.

Full Text

Duke Authors

Cited Authors

  • Ahsan, M; Kim, J

Published Date

  • April 22, 2015

Published In

Volume / Issue

  • 2015-April /

Start / End Page

  • 1108 - 1113

International Standard Serial Number (ISSN)

  • 1530-1591

International Standard Book Number 13 (ISBN-13)

  • 9783981537048

Digital Object Identifier (DOI)

  • 10.7873/date.2015.0318

Citation Source

  • Scopus