Skip to main content

A hardware security scheme for RRAM-based FPGA

Publication ,  Conference
Chen, YC; Zhang, W; Li, HH
Published in: 2013 23rd International Conference on Field Programmable Logic and Applications, FPL 2013 - Proceedings
January 1, 2013

To enhance the system integrity of FPGA-based embedded systems on hardware design, we propose a hardware security scheme for nonvolatile resistive random access memory (RRAM) based FPGA, in which internal block RAM (BRAMs) are used for configuration and temporary data storage. The proposed scheme loads obfuscated configurations into nonvolatile BRAMs to protect design data from physical attacks and utilizes Chip DNA to enable logic function. © 2013 IEEE.

Duke Scholars

Published In

2013 23rd International Conference on Field Programmable Logic and Applications, FPL 2013 - Proceedings

DOI

Publication Date

January 1, 2013
 

Citation

APA
Chicago
ICMJE
MLA
NLM
Chen, Y. C., Zhang, W., & Li, H. H. (2013). A hardware security scheme for RRAM-based FPGA. In 2013 23rd International Conference on Field Programmable Logic and Applications, FPL 2013 - Proceedings. https://doi.org/10.1109/FPL.2013.6645556
Chen, Y. C., W. Zhang, and H. H. Li. “A hardware security scheme for RRAM-based FPGA.” In 2013 23rd International Conference on Field Programmable Logic and Applications, FPL 2013 - Proceedings, 2013. https://doi.org/10.1109/FPL.2013.6645556.
Chen YC, Zhang W, Li HH. A hardware security scheme for RRAM-based FPGA. In: 2013 23rd International Conference on Field Programmable Logic and Applications, FPL 2013 - Proceedings. 2013.
Chen, Y. C., et al. “A hardware security scheme for RRAM-based FPGA.” 2013 23rd International Conference on Field Programmable Logic and Applications, FPL 2013 - Proceedings, 2013. Scopus, doi:10.1109/FPL.2013.6645556.
Chen YC, Zhang W, Li HH. A hardware security scheme for RRAM-based FPGA. 2013 23rd International Conference on Field Programmable Logic and Applications, FPL 2013 - Proceedings. 2013.

Published In

2013 23rd International Conference on Field Programmable Logic and Applications, FPL 2013 - Proceedings

DOI

Publication Date

January 1, 2013