Skip to main content

Exploiting multiple write modes of Nonvolatile main memory in embedded systems

Publication ,  Journal Article
Pan, C; Xie, M; Yang, C; Chen, Y; Hu, J
Published in: ACM Transactions on Embedded Computing Systems
May 1, 2017

Existing Nonvolatile Memories (NVMs) have many attractive features to be the main memory of embedded systems. These features include low power, high density, and better scalability. Recently, Multilevel Cell (MLC) NVM has gained more and more popularity as it can provide a higher density than the traditional Single-Level Cell (SLC) NVM. However, there are also drawbacks in MLC NVM, namely, limited write endurance and expensive write operation. These two drawbacks have to be overcome before MLC NVM can be practically adopted as the main memory. In MLC Nonvolatile Main Memory (NVMM), two different types of write operations with very diverse data retention times are allowed. The first type maintains data for years but takes a longer time to write and is detrimental to the endurance. The second type maintains data for a short period but takes a shorter time to write. By observing that much of the data written to main memory is temporary and does not need to last long during the execution of a program, in this article, we propose novel task scheduling and write operation selection algorithms to improve MLC NVMM endurance and program efficiency. An Integer Linear Programming (ILP) formulation is first proposed to obtain optimal results. Since ILP takes exponential time to solve, we also propose the Multiwrite Mode-Aware Scheduling (MMAS) algorithm to achieve a near-optimal solution in polynomial time. Additionally, the Dynamical Memory Block Screening (DMS) algorithm is proposed to achieve wear leveling. The experimental results demonstrate that the proposed techniques can greatly improve the lifetime of the MLC NVMM as well as the efficiency of the program.

Duke Scholars

Published In

ACM Transactions on Embedded Computing Systems

DOI

EISSN

1558-3465

ISSN

1539-9087

Publication Date

May 1, 2017

Volume

16

Issue

4

Related Subject Headings

  • Computer Hardware & Architecture
  • 4606 Distributed computing and systems software
  • 4006 Communications engineering
  • 1006 Computer Hardware
  • 0805 Distributed Computing
  • 0803 Computer Software
 

Citation

APA
Chicago
ICMJE
MLA
NLM
Pan, C., Xie, M., Yang, C., Chen, Y., & Hu, J. (2017). Exploiting multiple write modes of Nonvolatile main memory in embedded systems. ACM Transactions on Embedded Computing Systems, 16(4). https://doi.org/10.1145/3063130
Pan, C., M. Xie, C. Yang, Y. Chen, and J. Hu. “Exploiting multiple write modes of Nonvolatile main memory in embedded systems.” ACM Transactions on Embedded Computing Systems 16, no. 4 (May 1, 2017). https://doi.org/10.1145/3063130.
Pan C, Xie M, Yang C, Chen Y, Hu J. Exploiting multiple write modes of Nonvolatile main memory in embedded systems. ACM Transactions on Embedded Computing Systems. 2017 May 1;16(4).
Pan, C., et al. “Exploiting multiple write modes of Nonvolatile main memory in embedded systems.” ACM Transactions on Embedded Computing Systems, vol. 16, no. 4, May 2017. Scopus, doi:10.1145/3063130.
Pan C, Xie M, Yang C, Chen Y, Hu J. Exploiting multiple write modes of Nonvolatile main memory in embedded systems. ACM Transactions on Embedded Computing Systems. 2017 May 1;16(4).

Published In

ACM Transactions on Embedded Computing Systems

DOI

EISSN

1558-3465

ISSN

1539-9087

Publication Date

May 1, 2017

Volume

16

Issue

4

Related Subject Headings

  • Computer Hardware & Architecture
  • 4606 Distributed computing and systems software
  • 4006 Communications engineering
  • 1006 Computer Hardware
  • 0805 Distributed Computing
  • 0803 Computer Software