Analytic evaluation of shared-memory architectures

Journal Article (Journal Article)

This paper develops and validates an efficient analytical model for evaluating the performance of shared memory architectures with ILP processors. First, we instrument the SimOS simulator to measure the parameters for such a model and we find a surprisingly high degree of processor memory request heterogeneity in the workloads. Examining the model parameters provides insight into application behaviors and how they interact with the system. Second, we create a model that captures such heterogeneous processor behavior, which is important for analyzing memory system design tradeoffs. Highly bursty memory request traffic and lock contention are also modeled in a significantly more robust way than in previous work. With these features, the model is applicable to a wide range of architectures and applications. Although the features increase the model complexity, it is a useful design tool because the size of the model input parameter set remains manageable, and the model is still several orders of magnitude quicker to solve than detailed simulation. Validation results show that the model is highly accurate, producing heterogeneous per processor throughputs that are generally within 5 percent and, for the workloads validated, always within 13 percent of the values measured by detailed simulation with SimOS. Several examples illustrate applications of the model to studying architectural design issues and the interactions between the architecture and the application workloads.

Full Text

Duke Authors

Cited Authors

  • Sorin, DJ; Lemon, JL; Eager, DL; Vernon, MK

Published Date

  • February 1, 2003

Published In

Volume / Issue

  • 14 / 2

Start / End Page

  • 166 - 180

International Standard Serial Number (ISSN)

  • 1045-9219

Digital Object Identifier (DOI)

  • 10.1109/TPDS.2003.1178880

Citation Source

  • Scopus