High speed, smart focal plane processing using integrated photodetectors and Si CMOS VLSI sigma delta analog to digital converters
Publication
, Journal Article
Joo, YJ; Fike, S; Thomas, M; Chung, KS; Brooke, M; Jokerst, NM; Wills, DS
Published in: LEOS Summer Topical Meeting
January 1, 1998
A high frame rate smart pixel imaging system using an analog to digital converter per pixel in an 8×8 integrated detector array is discussed. The smart pixel architecture enables frame rates of up to 100 kfps operating in a continuous imaging mode. This integrated imaging system is implemented in a digital Si CMOS VLSI, and, to realize scalability, is integrated with an emitter driver circuit for through-Si vertical optical communication down to a second layer of dedicated Si image processing circuitry.
Duke Scholars
Published In
LEOS Summer Topical Meeting
ISSN
1099-4742
Publication Date
January 1, 1998
Start / End Page
55 / 56
Citation
APA
Chicago
ICMJE
MLA
NLM
Joo, Y. J., Fike, S., Thomas, M., Chung, K. S., Brooke, M., Jokerst, N. M., & Wills, D. S. (1998). High speed, smart focal plane processing using integrated photodetectors and Si CMOS VLSI sigma delta analog to digital converters. LEOS Summer Topical Meeting, 55–56.
Joo, Y. J., S. Fike, M. Thomas, K. S. Chung, M. Brooke, N. M. Jokerst, and D. S. Wills. “High speed, smart focal plane processing using integrated photodetectors and Si CMOS VLSI sigma delta analog to digital converters.” LEOS Summer Topical Meeting, January 1, 1998, 55–56.
Joo YJ, Fike S, Thomas M, Chung KS, Brooke M, Jokerst NM, et al. High speed, smart focal plane processing using integrated photodetectors and Si CMOS VLSI sigma delta analog to digital converters. LEOS Summer Topical Meeting. 1998 Jan 1;55–6.
Joo, Y. J., et al. “High speed, smart focal plane processing using integrated photodetectors and Si CMOS VLSI sigma delta analog to digital converters.” LEOS Summer Topical Meeting, Jan. 1998, pp. 55–56.
Joo YJ, Fike S, Thomas M, Chung KS, Brooke M, Jokerst NM, Wills DS. High speed, smart focal plane processing using integrated photodetectors and Si CMOS VLSI sigma delta analog to digital converters. LEOS Summer Topical Meeting. 1998 Jan 1;55–56.
Published In
LEOS Summer Topical Meeting
ISSN
1099-4742
Publication Date
January 1, 1998
Start / End Page
55 / 56