Test pin count reduction for NoC-based test delivery in multicore SOCs

Journal Article

We present the first pin-count-aware optimization approach for test data delivery over a network-on-chip (NoC). By co-optimizing core test scheduling and pin assignment to access points, the limited I/O resources provided by automated test equipment (ATE) can be used more effectively. This approach allows us to lower test cost by reducing test time for a given pin budget, or by reducing the number of test pins without impacting test time. To further improve resource utilization, we consider the use of MISRs for compacting the test responses of embedded cores. Experimental results for ITC'02 test benchmarks demonstrate that pin-count-aware co-optimization leads to shorter test times for a given pin-count budget and fewer pins for a given test-time budget. The results also highlight the advantages of the proposed use of output compaction. © 2012 EDAA.

Full Text

Duke Authors

Cited Authors

  • Richter, M; Chakrabarty, K

Published Date

  • January 1, 2012

Published In

Start / End Page

  • 787 - 792

International Standard Serial Number (ISSN)

  • 1530-1591

Digital Object Identifier (DOI)

  • 10.1109/date.2012.6176601

Citation Source

  • Scopus