Test-architecture optimization and test scheduling for SOCs with core-level expansion of compressed test patterns

Journal Article

The ever-increasing test data volume for core-based system-on-chip (SOC) integrated circuits is resulting in high test times and excessive tester memory requirements. To reduce both test time and test data volume, we propose a technique for test-architecture optimization and test scheduling that is based on core-level expansion of compressed test patterns. For each wrapped embedded core and its decompressor, we show that the test time does not decrease monotonically with the width of test access mechanism (TAM) at the decompressor input. We optimize the wrapper and decompressor designs for each core, as well as the TAM architecture and the test schedule at the SOC level. Experimental results for SOCs crafted from several industrial cores demonstrate that the proposed method leads to significant reduction in test data volume and test time, especially when compared to a method that does not rely on core-level decompression of patterns. © 2008 EDAA.

Full Text

Duke Authors

Cited Authors

  • Larsson, A; Larsson, E; Chakrabarty, K; Eles, P; Peng, Z

Published Date

  • August 25, 2008

Published In

Start / End Page

  • 188 - 193

International Standard Serial Number (ISSN)

  • 1530-1591

Digital Object Identifier (DOI)

  • 10.1109/DATE.2008.4484684

Citation Source

  • Scopus