A primer on memory consistency and cache coherence

Published

Journal Article

Many modern computer systems and most multicore chips (chip multiprocessors) support shared memory in hardware. In a shared memory system, each of the processor cores may read and write to a single shared address space. For a shared memory machine, the memory consistency model defines the architecturally visible behavior of its memory system. Consistency definitions provide rules about loads and stores (or memory reads and writes) and how they act upon memory. As part of supporting a memory consistency model, many machines also provide cache coherence protocols that ensure that multiple cached copies of data are kept up-to-date. The goal of this primer is to provide readers with a basic understanding of consistency and coherence. This understanding includes both the issues that must be solved as well as a variety of solutions. We present both highlevel concepts as well as specific, concrete examples from real-world systems. Copyright © 2010 by Morgan & Claypool.

Full Text

Duke Authors

Cited Authors

  • Sorin, DJ; Hill, MD; Wood, DA

Published Date

  • January 1, 2011

Published In

Volume / Issue

  • 16 /

Start / End Page

  • 1 - 212

Electronic International Standard Serial Number (EISSN)

  • 1935-3243

International Standard Serial Number (ISSN)

  • 1935-3235

Digital Object Identifier (DOI)

  • 10.2200/S00346ED1V01Y201104CAC016

Citation Source

  • Scopus