Dynamic verification of memory consistency in cache-coherent multithreaded computer architectures

Journal Article

Multithreaded servers with cache-coherent shared memory are the dominant type of machines used to run critical network services and database management systems. To achieve the high availability required for these tasks, it is necessary to incorporate mechanisms for error detection and recovery. Correct operation of the memory system is defined by the memory consistency model. Errors can therefore be detected by checking if the observed memory system behavior deviates from the specified consistency model. Based on recent work, we design a framework for dynamic verification of memory consistency (DVMC). The framework consists of mechanisms to verify three invariants that are proven to guarantee that a specified memory consistency model is obeyed. We describe an implementation of the framework for the SPARCv9 architecture and experimentally evaluate its performance using full-system simulation of commercial workloads. © 2006 IEEE.

Full Text

Duke Authors

Cited Authors

  • Meixner, A; Sorin, DJ

Published Date

  • December 22, 2006

Published In

  • Proceedings of the International Conference on Dependable Systems and Networks

Volume / Issue

  • 2006 /

Start / End Page

  • 73 - 82

Digital Object Identifier (DOI)

  • 10.1109/DSN.2006.29

Citation Source

  • Scopus