Skip to main content

Systolic processing architectures using optoelectronic interconnects

Publication ,  Journal Article
Chai, SM; Lopez-Lagunas, A; Wills, DS; Jokerst, NM; Brooke, MA
Published in: International Conference on Massively Parallel Processing Using Optical Interconnections (MPPOI), Proceedings
January 1, 1997

Systolic arrays have traditionally provided efficient, high performance execution for computation intensive applications. Despite the extensive research in systolic arrays, system designers must continually incorporate new technological advances to improve node communications, I/O bandwidth, and programmability. This paper presents optoelectronic interconnect as a communication method for systolic arrays in early image processing applications. Optoelectronic interconnects provide potentially high I/O bandwidth required to maintain high utilization rate for systolic arrays. In addition, optoelectronic interconnects provides a two-dimensional focal-plane topology ideal for systolic image processing systems. This paper introduces two new systolic architectures that incorporate integrated optoelectronics to provide an extremely compact, high performance, highly efficient image processing system. Several important early image processing applications developed for these architectures are also described.

Duke Scholars

Published In

International Conference on Massively Parallel Processing Using Optical Interconnections (MPPOI), Proceedings

Publication Date

January 1, 1997

Start / End Page

160 / 166
 

Citation

APA
Chicago
ICMJE
MLA
NLM
Chai, S. M., Lopez-Lagunas, A., Wills, D. S., Jokerst, N. M., & Brooke, M. A. (1997). Systolic processing architectures using optoelectronic interconnects. International Conference on Massively Parallel Processing Using Optical Interconnections (MPPOI), Proceedings, 160–166.
Chai, S. M., A. Lopez-Lagunas, D. S. Wills, N. M. Jokerst, and M. A. Brooke. “Systolic processing architectures using optoelectronic interconnects.” International Conference on Massively Parallel Processing Using Optical Interconnections (MPPOI), Proceedings, January 1, 1997, 160–66.
Chai SM, Lopez-Lagunas A, Wills DS, Jokerst NM, Brooke MA. Systolic processing architectures using optoelectronic interconnects. International Conference on Massively Parallel Processing Using Optical Interconnections (MPPOI), Proceedings. 1997 Jan 1;160–6.
Chai, S. M., et al. “Systolic processing architectures using optoelectronic interconnects.” International Conference on Massively Parallel Processing Using Optical Interconnections (MPPOI), Proceedings, Jan. 1997, pp. 160–66.
Chai SM, Lopez-Lagunas A, Wills DS, Jokerst NM, Brooke MA. Systolic processing architectures using optoelectronic interconnects. International Conference on Massively Parallel Processing Using Optical Interconnections (MPPOI), Proceedings. 1997 Jan 1;160–166.

Published In

International Conference on Massively Parallel Processing Using Optical Interconnections (MPPOI), Proceedings

Publication Date

January 1, 1997

Start / End Page

160 / 166