Scholars@Duke
construction release_alert
The Scholars Team is working with OIT to resolve some issues with the Scholars search index
cancel

VLSI design and verification of the imagine processor

Publication ,  Conference
Khailany, B; Dally, WJ; Chang, A; Kapasi, UJ; Namkoong, J; Towles, B
Published in: Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors
January 1, 2002

The Imagine stream processor is a 21 million transistor chip implemented by a collaboration between Stanford University and Texas Instruments in a 1.5V 0.15 μm process with five layers of aluminum metal. The VLSI design, clocking, and verification methodologies for the Imagine processor are presented. These methodologies enabled a small team of graduate students with limited resources to design a high-performance media processor in a modern ASIC flow.

Duke Scholars

Brian Towles
Author Brian Towles Electrical and Computer Engineering

Published In

Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors

Publication Date

January 1, 2002

Start / End Page

289 / 294
 

Citation

APA
Chicago
ICMJE
MLA
NLM
Khailany, B., Dally, W. J., Chang, A., Kapasi, U. J., Namkoong, J., & Towles, B. (2002). VLSI design and verification of the imagine processor. In Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors (pp. 289–294).
Khailany, B., W. J. Dally, A. Chang, U. J. Kapasi, J. Namkoong, and B. Towles. “VLSI design and verification of the imagine processor.” In Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors, 289–94, 2002.
Khailany B, Dally WJ, Chang A, Kapasi UJ, Namkoong J, Towles B. VLSI design and verification of the imagine processor. In: Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors. 2002. p. 289–94.
Khailany, B., et al. “VLSI design and verification of the imagine processor.” Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors, 2002, pp. 289–94.
Khailany B, Dally WJ, Chang A, Kapasi UJ, Namkoong J, Towles B. VLSI design and verification of the imagine processor. Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors. 2002. p. 289–294.

Published In

Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors

Publication Date

January 1, 2002

Start / End Page

289 / 294