Skip to main content
construction release_alert
Scholars@Duke will be undergoing maintenance April 11-15. Some features may be unavailable during this time.
cancel

Pollution control caching

Publication ,  Journal Article
Walsh, SJ; Board, JA
Published in: Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors
December 1, 1995

Two novel cache architectures called Pollution Control Caching (PCC) and PCC plus Victim Buffering are presented. Trace driven simulation is used to obtain miss ratio statistics, and analytical models of the expected clock cycles per instruction (E[CPI]) are developed for each architecture and cache size studied. The analytical models are parameterized with the results of the trace driven simulation. The models incorporate provisions to study the effect that on-chip cache size has on access time, and the effect that this and different main memory latencies have on the E[CPI]. Chip area models are also developed for each architecture and used as a basis for comparison. Finally, ANOVA techniques are used to better quantify the differences in the miss rate performance of the cache sizes and cache architectures studied.

Duke Scholars

Published In

Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors

Publication Date

December 1, 1995

Start / End Page

300 / 306
 

Citation

APA
Chicago
ICMJE
MLA
NLM
Walsh, S. J., & Board, J. A. (1995). Pollution control caching. Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors, 300–306.
Walsh, S. J., and J. A. Board. “Pollution control caching.” Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors, December 1, 1995, 300–306.
Walsh SJ, Board JA. Pollution control caching. Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors. 1995 Dec 1;300–6.
Walsh, S. J., and J. A. Board. “Pollution control caching.” Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors, Dec. 1995, pp. 300–06.
Walsh SJ, Board JA. Pollution control caching. Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors. 1995 Dec 1;300–306.

Published In

Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors

Publication Date

December 1, 1995

Start / End Page

300 / 306