Fundamentals of IP and SoC Security: Design, Verification, and Debug
In-place logic obfuscation for emerging nonvolatile FPGAs
Publication
, Chapter
Chen, YC; Wang, Y; Zhang, W; Chen, Y; Li, HH
January 1, 2017
To enhance system integrity of FPGA-based embedded systems on hardware design and data communication, we propose a hardware security scheme for nonvolatile resistive random access memory (RRAM) based FPGA, in which internal block RAM (BRAMs) are used for configuration and temporary data storage. The proposed scheme loads obfuscated configurations into nonvolatile BRAMs to protect design data from physical attacks and utilizes Chip DNA to enable design functionality. Moreover, in order to support run-time and remote reconfiguration even in public and insecure environment, we propose a encrypted addressing to secure communication ports with encrypted address.
Duke Scholars
Citation
APA
Chicago
ICMJE
MLA
NLM
Chen, Y. C., Wang, Y., Zhang, W., Chen, Y., & Li, H. H. (2017). In-place logic obfuscation for emerging nonvolatile FPGAs. In Fundamentals of IP and SoC Security: Design, Verification, and Debug (pp. 277–293). https://doi.org/10.1007/978-3-319-50057-7_11
Chen, Y. C., Y. Wang, W. Zhang, Y. Chen, and H. H. Li. “In-place logic obfuscation for emerging nonvolatile FPGAs.” In Fundamentals of IP and SoC Security: Design, Verification, and Debug, 277–93, 2017. https://doi.org/10.1007/978-3-319-50057-7_11.
Chen YC, Wang Y, Zhang W, Chen Y, Li HH. In-place logic obfuscation for emerging nonvolatile FPGAs. In: Fundamentals of IP and SoC Security: Design, Verification, and Debug. 2017. p. 277–93.
Chen, Y. C., et al. “In-place logic obfuscation for emerging nonvolatile FPGAs.” Fundamentals of IP and SoC Security: Design, Verification, and Debug, 2017, pp. 277–93. Scopus, doi:10.1007/978-3-319-50057-7_11.
Chen YC, Wang Y, Zhang W, Chen Y, Li HH. In-place logic obfuscation for emerging nonvolatile FPGAs. Fundamentals of IP and SoC Security: Design, Verification, and Debug. 2017. p. 277–293.