Decoupling loads for nano-instruction set computers
Publication
, Other
Hilton, AD; Lee, BC; Huang, Z
Published in: Proceedings of The 43rd International Symposium on Computer Architecture
We propose an ISA extension that decouples the data access and register write operations in a load instruction. We describe system and hardware support for decoupled loads. Furthermore, we show how compilers can generate better static instruction schedules by hoisting a decoupled load’s data access above may-alias stores and branches. We find that decoupled loads improve performance with geometric mean speedups of 8.4%.
Duke Scholars
Published In
Proceedings of The 43rd International Symposium on Computer Architecture
Article type
Other
Citation
APA
Chicago
ICMJE
MLA
NLM
Hilton, A. D., Lee, B. C., & Huang, Z. (n.d.). Decoupling loads for nano-instruction set computers. Proceedings of The 43rd International Symposium on Computer Architecture.
Hilton, A. D., B. C. Lee, and Z. Huang. “Decoupling loads for nano-instruction set computers.” Proceedings of The 43rd International Symposium on Computer Architecture, n.d.
Hilton AD, Lee BC, Huang Z. Decoupling loads for nano-instruction set computers. Proceedings of The 43rd International Symposium on Computer Architecture.
Hilton, A. D., et al. “Decoupling loads for nano-instruction set computers.” Proceedings of The 43rd International Symposium on Computer Architecture.
Hilton AD, Lee BC, Huang Z. Decoupling loads for nano-instruction set computers. Proceedings of The 43rd International Symposium on Computer Architecture.
Published In
Proceedings of The 43rd International Symposium on Computer Architecture
Article type
Other